AES Instruction Set
Instruction set, x86, Microprocessor
978-620-0-69706-6
620069706X
112
2012-02-21
39.00 €
eng
https://images.our-assets.com/cover/230x230/9786200697066.jpg
https://images.our-assets.com/fullcover/230x230/9786200697066.jpg
https://images.our-assets.com/cover/2000x/9786200697066.jpg
https://images.our-assets.com/fullcover/2000x/9786200697066.jpg
Please note that the content of this book primarily consists of articles available from Wikipedia or other free sources online. Advanced Encryption Standard Instruction Set is an extension to the x86 instruction set architecture for microprocessors from Intel and AMD proposed by Intel in March 2008. The purpose of the instruction set is to improve the speed of applications performing encryption and decryption using the Advanced Encryption Standard. VIA x86 CPUs use the proprietary PadLock engine for accelerated AES key handling instead. In AES-NI Performance Analyzed, Patrick Schmid and Achim Roos found, "... impressive results from a handful of applications already optimized to take advantage of Intel's AES-NI capability". A performance analysis using the Crypto++ security library showed an increase in throughput from approximately 28.0 cycles per byte to 3.5 cycles per byte with AES/GCM versus a Pentium 4 with no acceleration.
https://www.morebooks.shop/books/ru/published_by/dicho/189857/products
Информатика, ИТ
https://www.morebooks.shop/store/ru/book/aes-instruction-set/isbn/978-620-0-69706-6