Bookcover of Instruction generation for cache resident self test of processors
Booktitle:

Instruction generation for cache resident self test of processors

Targeting both stuck-at and delay faults in processors and SOCs

VDM Verlag Dr. Müller (2009-09-20 )

Books loader

Omni badge eligible for voucher
ISBN-13:

978-3-639-19375-6

ISBN-10:
363919375X
EAN:
9783639193756
Book language:
English
Blurb/Shorttext:
With delay defects becoming more common due to the properties of the newer process technologies, at- speed functional tests have become indispensable. Traditionally, functional tests needed expensive automatic testing equipment due to the memory and speed requirements associated. This cost issue was solved by native-mode (or cache resident) testing which uses the intelligence of the processor to test itself. In the native-mode self-test (also known as software-based self-test) paradigm, instruction sequences are loaded into the cache (and also made cache resident) to test the processor for defects. Generally, only random instructions are used in native mode tests. As with any random sequence based testing, there are faults that are left undetected by random instructions. Manual effort is necessary to generate the tests that can detect those faults, requiring a detailed knowledge of the instruction set architecture and the micro-architecture of the processor. In this book, an automatic technique is proposed that alleviates the need for such manual effort.
Publishing house:
VDM Verlag Dr. Müller
Website:
http://www.vdm-verlag.de
By (author) :
Sankaranarayanan Gurumurthy
Number of pages:
148
Published on:
2009-09-20
Stock:
Available
Category:
Informatics, IT
Price:
59.00 €
Keywords:
Software based self test, Cache resident structural test

Books loader

Adyen::diners Adyen::jcb Adyen::discover Adyen::amex Adyen::mc Adyen::visa Adyen::cup Adyen::unionpay Adyen::paypal Paypal Wire Transfer

  0 products in the shopping cart
Edit cart
Loading frontend
LOADING