Bookcover of Design of High Speed 32-Bit Floating Point FFT Processor using FPGA
Booktitle:

Design of High Speed 32-Bit Floating Point FFT Processor using FPGA

LAP LAMBERT Academic Publishing (2016-04-26 )

Books loader

Omni badge eligible for voucher
ISBN-13:

978-3-659-88249-4

ISBN-10:
3659882496
EAN:
9783659882494
Book language:
English
Blurb/Shorttext:
The Discrete Fourier Transform (DFT) is used in a wide variety of Digital Signal Processing applications. The algorithm used to implement this transform requires intensive arithmetic computation as well as complex control and sequence functions.The designer of VLSI components is faced with problem of identifying requirements and architectures for FFT algorithm which directly support the DFT. Design goals of this book includes 32-bit floating point FFT calculation in IEEE 754 single Precision number format with very high speed. This book focuses on design, simulation, synthesis and implementation of 32-bit Floating point FFT algorithm in Radix 2 DIT form implemented on virtex II pro FPGA. FPGAs as programmable hardware devices are particularly suitable to encompass both high processing speeds and flexibility to meet the quickly changing DSP designs. Particularly, this book has revealed that the FFT algorithm for DSP-based systems can be efficiently implemented by using Virtex II Pro FPGA with a high speed.
Publishing house:
LAP LAMBERT Academic Publishing
Website:
https://www.lap-publishing.com/
By (author) :
Ravindra Badgujar, Tushar Jaware, Jitendra Patil
Number of pages:
64
Published on:
2016-04-26
Stock:
Available
Category:
Electronics, electro-technology, communications technology
Price:
39.90 €
Keywords:
FPGA, FFT processer, Virtex II Pro, IEEE 754 Floating Point

Books loader

Newsletter

Adyen::diners Adyen::jcb Adyen::discover Adyen::amex Adyen::mc Adyen::visa Adyen::cup Adyen::alipay Adyen::unionpay Adyen::paypal Paypal CryptoWallet Wire Transfer

  0 products in the shopping cart
Edit cart
Loading frontend
LOADING