SATH: Simulated Annealing C code To FPGA Hardware
compiler
Customizing Pipelined Simulated Annealing IP cores
with a dedicated C
to FPGA compiler
978-3-639-16512-8
3639165128
132
2009-07-08
59.00 €
eng
https://images.our-assets.com/cover/230x230/9783639165128.jpg
https://images.our-assets.com/fullcover/230x230/9783639165128.jpg
https://images.our-assets.com/cover/2000x/9783639165128.jpg
https://images.our-assets.com/fullcover/2000x/9783639165128.jpg
A tool flow is presented for deriving accelerator
circuits on an FPGA
from ANSI C source code by exploring architecture
solutions that
conform to a preset template through scheduling and
mapping
algorithms. A case study carried out on simulated
annealing-based
scheduling software used for spacecraft systems is
explained. The goal
of the tool is the derivation of a design that
maximizes throughput
while minimizing footprint. Results obtained are
compared with a peer
C to RTL tool, a space-borne embedded processor and a
commodity
desktop processor for a variety of problems.
https://www.morebooks.shop/books/es/published_by/vdm-verlag-dr-mueller/3/products
Tecnología
https://www.morebooks.shop/store/es/book/sath:-simulated-annealing-c-code-to-fpga-hardwarecompiler/isbn/978-3-639-16512-8